Tutorial

ECPE Tutorial: Power Circuits for Clean Switching and Low Losses

Date: 06/11/2019 - 07/11/2019

Location: Barcelona, Spain

Chairmen:

Dr. Reinhold Bayerer, Physics of Power Electronics (Germany)
Dr. Thomas Basler Infineon Technologies (Germany)

Members Area

All proceedings since 2004, studies, reports and more... ECPE Network Members are welcome to register!

Login not necessary for event online-registration!

ECPE Tutorial: Power Circuits for Clean Switching and Low Losses

This tutorial will teach the various effects of parasitic inductance (LS) in power electronics. As power density and current density is continuously rising, parasitic inductance and resistance become more and more the limiting factors. The problem is the product inductance times current (LS*I) rising, simultaneously, if designs do not improve.
Not only overvoltage during switching is the problem but for bipolar power semiconductors like IGBTs and freewheeling diodes, parasitic inductance causes disadvantageous current waveforms.
In systems which have snubber capacitors additional to the DC-link capacitor and parasitic inductance in between, oscillations between these capacitors occur.
When considering power semiconductors in parallel the current sharing of controlled devices like IGBT, MOSFET and JFET can be affected by the presence of small parasitic inductance.
Parasitic inductance in the control circuit (gate circuit) decouples driver and the gates of the devices leading to increased short circuit current, for example.
To introduce these topics the tutorial will start with the basics of switching inductive loads and discussion of related waveforms. Investigations on the different effects will follow. The discussion of paralleling will be accom-panied by case studies. Geometries of conductors and system design for low parasitic inductance and good current sharing will be another main part and the conclusions will summarize the benefits of related system design – clean switching and low losses.

All presentations and discussions will be in English.

Tutorial

ECPE Tutorial: Power Circuits for Clean Switching and Low Losses

Date: 06/11/2019 - 07/11/2019

Location: Barcelona, Spain

Chairmen:

Dr. Reinhold Bayerer, Physics of Power Electronics (Germany)
Dr. Thomas Basler Infineon Technologies (Germany)

Online-Registration

Participant
Address Participant
Invoice Address (if different)
Invoice Details
Participation fee

Participation fee for industry:
- 25 % discount for ECPE Member Companies

Participation fee for students / PhD students:
- shortened tutorial package: dinner is not included; € 50,- (plus VAT) extra
- please send a copy of your student ID / students seats are limited

Register before 30 October 2019

  • The fee includes dinner (not included for students/PhD students), lunch, hot and cold drinks, the printed hand-outs (on-site) and potential updates by download link (afterwards).
  • With the confirmation of registration by email you are registered for the tutorial and the invoice will be sent by post.
  • Payment by credit card not possible.
  • In case of cancellation later than two weeks before beginning or non-attendance 50 % of the participation fee are payable.
    It’s possible to send a substitute participant.
  • Photo material will be created at the event. Potentially a picture of the participants can be taken and used for editorial reporting.
  • Due to the General Data Protection Regulation, we kindly point out that we have to store your personal data in our CRM system in order to process your registration. The ECPE Privacy Policy can be found at http://www.ecpe.org/contact-2/privacy-policy/
Please make your choice
Submit

Postal address ECPE e.V.:
ECPE European Center for Power Electronics e.V.
Landgrabenstrasse 94
D-90443 Nuremberg, Germany
Phone: +49 (0)911 81 02 88-0

Subscribe to the ECPE News

 

© 2018 ECPE European Center for Power Electronics e.V.